

1 **CLAIMS:**

2 1. A semiconductor CMOS processing method of forming NMOS
3 and PMOS circuitry comprising exposing desired PMOS regions over a
4 substrate into which p-type impurity is to be provided while
5 contemporaneously forming a contact opening to at least one conductive
6 line extending over isolation oxide.

7

8 2. The CMOS processing method of claim 1 further comprising
9 prior to the exposing forming at least one nitride containing insulative
10 cap over the at least one conductive line.

11

12 3. The CMOS processing method of claim 1 further comprising
13 prior to the exposing forming an insulative cap over the at least one
14 conductive line, the insulating cap comprising a nitride layer and an
15 oxide layer thereatop.

16

17 4. The CMOS processing method of claim 1 further comprising:
18 prior to the exposing, forming an insulative cap over the at least
19 one conductive line, the insulating cap comprising a nitride layer and
20 an oxide layer thereatop, the step of forming the contact opening
21 leaving behind at least some of the nitride layer; and
22 after the exposing, providing p-type impurity into the exposed
23 PMOS regions to form desired source/drain regions.

1 5. The CMOS processing method of claim 1, wherein the
2 exposing and the forming are accomplished using at least two etches.

3
4 6. The CMOS processing method of claim 1, wherein the
5 exposing and forming are accomplished using a wet etch and a dry
6 etch.

7
8 7. The CMOS processing method of claim 1, wherein the
9 exposing and forming are accomplished using at least two etches, a first
10 of which comprises a dry etch.

11
12 8. A semiconductor processing method comprising in a common
13 masking step, forming a contact opening to a conductive line over a
14 substrate and forming an opening to a laterally spaced substrate active
15 area.

16
17 9. The CMOS processing method of claim 8, wherein the
18 conductive line includes a nitride containing cap a portion of which is
19 removed during formation of the contact opening.

1 10. The CMOS processing method of claim 8 further comprising:
2 prior to the forming steps, forming a photoresist layer over the
3 substrate and patterning the photoresist layer with a desired contact
4 opening and an opening to a laterally spaced substrate active area,
5 wherein the steps of forming a contact opening and an opening to the
6 laterally spaced substrate active area comprise anisotropically etching a
7 protective material over the conductive line to define the contact
8 opening with a desired lateral width dimension, the etch also defining
9 a doping window through which impurity is to be provided to the
10 substrate active area, the doping window having a lateral width
11 dimension which is greater than the lateral width dimension of the
12 contact opening; and

13 after the etching step, angle doping the substrate with a p-type
14 impurity to form at least one source/drain region in the active area.

15
16 11. A semiconductor CMOS processing method of forming PMOS
17 source/drain regions over a substrate comprising doping desired PMOS
18 source/drain regions in the absence of any photoresist over NMOS
19 regions of the substrate.

20
21 12. The CMOS processing method of claim 11 wherein the
22 doping step is carried out by ion implantation.

1 13. The CMOS processing method of claim 11 wherein the
2 doping step is carried out by gas chemical diffusion.

3
4 14. The CMOS processing method of claim 11 further comprising
5 prior to the doping step:

6 forming an oxide layer over the substrate; and

7 in a common masking step, patterning: a) a contact opening to
8 a conductive line extending over isolation oxide and, b) a doping
9 window to a substrate active area which is to retain the PMOS
10 source/drain regions.

11
12 15. A semiconductor CMOS processing method of forming NMOS
13 source/drain regions over a substrate comprising doping desired NMOS
14 source/drain regions in the absence of any photoresist over PMOS
15 regions of the substrate.

16
17 16. A semiconductor CMOS processing method comprising, in the
18 same processing steps, exposing PMOS active areas on a substrate into
19 which p-type impurity is to be provided and forming contact openings
20 to substrate gate lines.

1 17. The CMOS processing method of claim 16, wherein the gate
2 lines include a protective cap at least a portion of which contains a
3 nitride material and the forming step comprises removing at least some
4 of the protective cap.

5
6 18. The CMOS processing method of claim 16, wherein the gate
7 lines include a protective cap at least a portion of which contains a
8 nitride material with an oxide material elevationally outward thereof, and
9 the forming step comprises removing at least some of the protective
10 cap.

11
12 19. The CMOS processing method of claim 16 further comprising
13 after the exposing and forming steps, gas diffusion doping the exposed
14 PMOS active areas to form source/drain regions.

15
16 20. A semiconductor processing method of forming a contact
17 opening to a conductive gate line which overlies a substrate active area
18 and substrate isolation area comprising, in a common masking step,
19 patterning and etching a contact opening to a portion of the conductive
20 gate line which overlies the substrate isolation area, the patterning and
21 etching also outwardly exposing substrate active area to accommodate
22 source/drain doping adjacent the gate line in the substrate active area.

1 21. The semiconductor processing method of claim 20, wherein
2 the conductive gate line includes a nitride containing cap a portion of
3 which is removed during formation of the contact opening.

4
5 22. The semiconductor processing method of claim 20, wherein
6 the conductive line includes a nitride containing cap with an upper
7 oxide portion which is removed during formation of the contact opening
8 to expose at least some of the nitride containing portion.

9
10 23. The semiconductor processing method of claim 20, wherein
11 the etching defines a doping window through which the desired substrate
12 active area is exposed, the doping window having a greater lateral width
13 dimension than the contact opening.

14
15 24. The semiconductor processing method of claim 20, wherein
16 the etching defines a doping window through which the desired substrate
17 active area is exposed, the doping window having a greater lateral width
18 dimension than the contact opening and further comprising angle doping
19 the exposed substrate active area to form source/drain regions.

1 25. A semiconductor CMOS processing method comprising:
2 forming a doping window over a PMOS active area on a
3 substrate, the doping window having a first open lateral width;
4 forming a contact opening over a conductive line, the contact
5 opening having a second open lateral width which is less than the first
6 open lateral width; and
7 after forming the doping window and contact opening, subjecting
8 the substrate to angled ion implant doping of p-type material to form
9 PMOS source/drain regions in the PMOS active area.

10
11 26. The CMOS processing method of claim 25, wherein forming
12 the doping window and a contact opening are accomplished in a
13 common masking step.

14
15 27. The CMOS processing method of claim 25, wherein the
16 conductive line comprises a polysilicon layer, a silicide layer atop the
17 polysilicon layer, and a protective capping layer atop the silicide layer,
18 the protective capping layer comprising at least one nitride layer and
19 an oxide layer atop the at least one nitride layer.

1 28. A semiconductor processing method of forming PMOS
2 circuitry having PMOS source/drain regions over a semiconductor
3 substrate comprising:

4 exposing desired PMOS source/drain active areas over the
5 substrate;

6 providing p-type impurity to a first concentration into the exposed
7 PMOS source/drain active areas;

8 forming a masking layer over the substrate;

9 patterning and etching the masking layer to form openings over
10 the PMOS source/drain active areas; and

11 providing p-type impurity through the openings into the PMOS
12 source/drain active areas to a second concentration which is greater than
13 the first concentration.

14
15 29. The semiconductor processing method of claim 28 further
16 comprising forming NMOS circuitry over the substrate, the PMOS
17 circuitry and the NMOS circuitry collectively defining CMOS circuitry.

18
19 30. The semiconductor processing method of claim 28, wherein
20 the openings are smaller in cross section than the source/drain regions.

21
22 31. The semiconductor processing method of claim 28, wherein
23 the patterning and etching comprises forming at least one contact
24 opening to a conductive line formed over the substrate.

1 32. A semiconductor processing method of forming a contact
2 opening to a conductive word line which overlies a substrate active area
3 comprising:

4 forming a conductive word line over a substrate, a portion of the
5 word line overlying a field isolation region and extending laterally away
6 therefrom and over a substrate active area;

7 encapsulating the word line with nitride encapsulating material;

8 forming an oxide layer over the substrate, the oxide layer covering
9 the conductive word line and the substrate active area; and

10 in a common step, patterning and etching the oxide layer to
11 outwardly expose at least one desired substrate active area into which
12 p-type impurity is to be provided, the etching also forming a contact
13 opening over that portion of the conductive word line overlying the field
14 isolation region.

15
16 33. The semiconductor processing method of claim 32, wherein
17 the etching step etches the oxide material at substantially the same rate
18 as the nitride encapsulating material.

1 34. A semiconductor processing method comprising:

2 forming at least one conductive gate line over a substrate, the

3 gate line including a silicide layer, the gate line overlying a field

4 isolation region and extending laterally away therefrom and over

5 substrate active area;

6 providing a nitride material over the silicide layer;

7 forming an oxide layer over the at least one conductive line and

8 the substrate active area; and

9 conducting an anisotropic etch to a degree sufficient to:

10 (a) remove at least some of the nitride material over the conductive

11 line to define a contact opening thereto and, (b) remove enough of the

12 oxide layer over the substrate active area to expose source/drain regions

13 into which p-type impurity is to be added.

14

15 35. The semiconductor processing method of claim 34, wherein

16 the nitride material and the oxide layer are etched at substantially the

17 same rate.

18

19 36. The semiconductor processing method of claim 34 further

20 comprising gas diffusion doping the exposed source/drain regions with a

21 p-type impurity.

1 37. A semiconductor processing method of forming a contact
2 opening to a conductive line comprising:

3 forming a conductive line over a substrate, the conductive line
4 having a conductive portion and a protective portion over the conductive
5 portion, the protective portion comprising at least a nitride layer atop
6 the conductive line and an oxide layer atop the nitride layer, at least
7 a part of the conductive line extending over a substrate active area;

8 forming nitride encapsulation material over the conductive line and
9 its protective portion; and

10 in a common masking step, etching a doping window opening over
11 the substrate active area adjacent the line and removing at least some
12 of the nitride encapsulation material and some of the protective portion
13 of the conductive line to form a contact opening to the conductive line.

14

15

16

17

18

19

20

21

22

23

24

1 38. A semiconductor method of forming a conductive line
2 comprising:

3 forming a conductive gate stack atop a substrate;

4 forming a nitride layer atop the gate stack;

5 forming an oxide layer atop the nitride layer;

6 forming nitride encapsulation material over the oxide layer, the
7 nitride layer and the conductive gate stack;

8 selectively removing at least some of the nitride encapsulation
9 material relative to the oxide layer; and

10 selectively removing at least some of the oxide layer relative to
11 the nitride layer, the removing steps defining at least part of a contact
12 opening over the gate stack.

13

14

15

16

17

18

19

20

21

22

23

24

1 39. A semiconductor CMOS processing method of forming CMOS
2 circuitry comprising:

3 forming a substrate comprising a plurality of layers;

4 etching at least some of the plurality of layers to form at least
5 one conductive gate line, the at least one gate line overlying a field
6 isolation region and having a conductive line top;

7 forming a nitride material over at least a portion of the
8 conductive gate line top;

9 forming an oxide layer over the nitride material;

10 planarizing the oxide layer;

11 forming a photoresist layer over the planarized oxide layer;

12 in a common masking step, patterning the photoresist layer to
13 form a contact opening over the conductive gate line and a doping
14 window over active area of the substrate adjacent the gate line, the
15 contact opening and the doping window having respective lateral width
16 dimensions, the contact opening width dimension being less than the
17 doping window width dimension;

18 anisotropically etching both the nitride material and the oxide
19 layer at substantially the same rate to respectively define a contact
20 opening to the conductive gate line and a doping window over the
21 substrate active area adjacent the gate line; and

22 doping desired areas of the substrate active area with a p-type
23 impurity to form at least a portion of *one source/drain region.